

08/04/00

JCS420 U.S. PTO

08-07-00


A


JCS420 U.S. PTO

963960

08/04/00

UTILITY PATENT APPLICATION TRANSMITTAL		Attorney Docket No.	A-6425
		First Inventor or Application No.	AL-ARAJI ET AL.
<small>Only for new nonprovisional applications under 37 C.F.R. § 1.53(d)</small>		Title	AMPLIFIER WITH A UNIVERSAL AUTOMATIC GAIN CONTROL CIRCUIT
		Express Mail Label No.	EL 544620390US

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents		ADDRESS TO: Box Patent Application Commissioner for Patents Washington DC 20231	
1. <input checked="" type="checkbox"/> Fee Transmittal Form (e.g. PTO/SB/17) <small>(Submit an original and duplicate for fee processing)</small> 2. <input checked="" type="checkbox"/> Specification [Total Pages <u>14</u>]		5. <input type="checkbox"/> Microfiche Computer Program (Appendix) 6. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence Submission (e.g. PTO/SB/17) a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (identical to computer copy) c. <input type="checkbox"/> Statement verifying identity of above copies	
3. <input checked="" type="checkbox"/> Drawings (35 U.S.C. § 113) [Total Sheets <u>4</u>] 4. Oath or Declaration [Total Pages <u>3</u>] a. <input checked="" type="checkbox"/> Newly executed (original or copy) b. <input type="checkbox"/> Copy from a prior application (37 C.F.R. § 1.63(d)) <small>(for continuation/divisional with Box 16 completed)</small> i. <input type="checkbox"/> DELETION OF INVENTORS Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.53(b)		ACCOMPANYING APPLICATION PARTS 7. <input checked="" type="checkbox"/> Assignment Papers (cover sheet & document(s)) 8. <input type="checkbox"/> 37 C.F.R. § 3.73(b) Statement of Power of Attorney <small>(when there is an assignee)</small> 9. <input type="checkbox"/> English Translation Document (if applicable) 10. <input checked="" type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input checked="" type="checkbox"/> Copies of IDS Citations 11. <input type="checkbox"/> Preliminary Amendment 12. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) <small>(Should be specifically itemized)</small> 13. <input type="checkbox"/> Small Entity <input type="checkbox"/> Statement filed in prior application, Statement(s) Status still proper and desired 14. <input type="checkbox"/> Certified Copy of Priority Document(s) <small>(if foreign priority is claimed)</small> 15. <input type="checkbox"/> Other:	
16. <input type="checkbox"/> If a CONTINUING APPLICATION , check appropriate box, and supply the information below and in a preliminary amendment: <input type="checkbox"/> Continuation <input type="checkbox"/> Divisional <input type="checkbox"/> Continuation-in-part (CIP) of prior application No: Prior application information: Examiner: Group Art Unit:			
17. CORRESPONDENCE ADDRESS			
<input checked="" type="checkbox"/> Customer Number or Bar Code  or <input type="checkbox"/> Correspondence address below			
Name		05642	
Address PATENT-TRADEMARK OFFICE			
City	State	Zip Code	
Country	Telephone	Fax	

Name (Print/type)	KELLY A. GARDNER	Registration No. (Attorney/Agent)	35,147
Signature		Date	AUGUST 4, 2000

Docket No.: A-6425

UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANTS: AL-ARAJI ET AL.
DOCKET NO.: A-6425
TITLE: AMPLIFIER WITH A UNIVERSAL AUTOMATIC GAIN CONTROL
CIRCUIT

AUGUST 4, 2000

FEE TRANSMITTAL FORM

Box PATENT APPLICATION
Assistant Commissioner for Patents
Washington, DC 20231

Dear Sir:

The Commissioner is hereby authorized to charge the indicated fees and any additional fees and to credit any overpayments to Deposit Account No. 19-0761

The fee is calculated as shown below.

	No. of Claims Filed	No. of Claims Paid For	No. of Extra Claims	Rate	Fee
Independent Claims	3	3	0	\$ 78.00	\$000.00
Total Claims	17	20	0	\$ 18.00	\$000.00
Multiple Dependent Claims				\$260.00	\$000.00
Basic Filing Fee				\$690.00	\$690.00
Total Filing Fee					\$690.00

One duplicate original of this sheet is enclosed.

SEND CORRESPONDENCE TO:

Scientific-Atlanta, Inc.
Intellectual Property Department
One Technology Parkway
Norcross, GA 30092-2967

By:

Kelly A. Gardner
KELLY A. GARDNER
Attorney of Record
Reg. No.: 35,147
Phone: (770) 236-7866
Fax No.: (770) 903-4806

Certificate of Mailing**EXPRESS MAIL NO.: EL544620390US**

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as EXPRESS MAIL in an envelope addressed to:

Box PATENT APPLICATION
Commissioner for Patents
Washington, DC 20231

on AUGUST 4, 2000.

Marcia Burdick
Marcia Burdick

AMPLIFIER WITH A UNIVERSAL AUTOMATIC GAIN CONTROL CIRCUIT

INVENTORS: Saleh Al-Araji
 John A. Ritchie, Jr.

FIELD OF THE INVENTION

This invention relates generally to amplifiers, and more specifically to automatic gain control (AGC) circuits.

BACKGROUND OF THE INVENTION

A communication system 100, such as a two-way cable television system, is depicted in FIG. 1. The communication system 100 includes headend equipment 105 for generating forward signals that are transmitted in the downstream direction along a communication medium, such as a fiber optic cable 110, to an optical node 115 that converts optical signals to radio frequency (RF) signals. The RF signals are further transmitted along another communication medium, such as coaxial cable 120, and are amplified, as necessary, by one or more distribution amplifiers 125 positioned along the communication medium. Taps 130 included in the cable television system split off portions of the forward signals for provision to subscriber equipment 135, such as set top terminals, computers, and televisions. In a two-way system, the subscriber equipment 135 can also generate reverse signals that are transmitted upstream, amplified by any distribution amplifiers 125, converted to optical signals, and provided to the headend equipment 105.

Communication systems, as depicted in FIG. 1, often include amplifiers to boost signal levels, and automatic gain control (AGC) circuits within the amplifier are typically used to monitor and control the gain of such amplifiers.

FIG. 2 is an electrical block diagram of a conventional amplifier 125 that includes an AGC circuit. In operation, the amplifier 125 receives a forward signal from the upstream path at an input port 205. In conventional cable television systems, the forward signals being transmitted have been predominately analog channels. The forward signal is transmitted

through one or more gain stages 210 for amplifying the forward signal. The amplified signal is then transmitted through a Bode circuit 215 that varies the signal level by attenuation. A final output gain stage 220 subsequently processes the forward signal, which is then transmitted to an output port 225. The output of the final gain stage 220 is also coupled to an AGC circuit 230 that is used to further control the attenuation of the Bode circuit 215 in response to the signal level of the amplified forward signal.

FIG. 3 is an electrical block diagram of the conventional AGC circuit 230 of FIG. 2. The AGC circuit 230 includes an input port for receiving the forward signal, which is also coupled to the amplifier output 225 of the final gain stage 220. The AGC circuit 230 includes a band pass filter 305 and a gain stage 310 for filtering and amplifying, respectively, the pilot signal. The filtered signal is then transmitted to an AM detector 315 that demodulates the signal to recover an analog video signal. Next, the demodulated analog video signal is amplified through a video amplifier 320.

A video peak detector 325 then samples the horizontal synchronization pulses of the demodulated video signal in order to establish a DC voltage that represents the peak carrier level. The peak detector 325 monitors the DC voltage of the horizontal synchronization pulses of the demodulated video signal to set and hold peak voltage values and to generate a peak voltage signal representative of the peak voltage values. This is generally done by storing the DC voltage values in a capacitor-resistor network between synchronization pulses.

The DC voltage signal provided by the peak detector 325 is compared with a thermal reference level by the integrator 330 to verify that the gain of the amplifier gain stages has remained constant. If the compared peak voltage signal has dropped below or risen above the predetermined thermal reference level, a thermal reference voltage signal from the reference voltage circuit 335 will be provided at the output of the AGC circuit 230 until such time as the voltage level of the pilot carrier signal level again equals the reference voltage level.

Again referring to the forward input signal to the AGC circuit 230, the input signal is filtered through the band pass filter 305 to allow a predetermined pilot carrier signal to pass. The pilot carrier signal is then demodulated and used, through comparison with the reference voltage level, to control the Bode circuit 215 (FIG. 2). The frequency of the pilot carrier signal is generally determined by selecting a median point between the lowest channel and the highest channel in the forward frequency spectrum, although the frequency of the pilot carrier may vary as long as the band pass filter 305 and other device components are configured to process a carrier signal of the desired frequency.

Historically, cable television systems have transmitted only analog signals, so transmission and processing of an analog pilot carrier signal by conventional analog AGC circuits has worked well. The cable television industry, however, is migrating to transmission of digital signals, so a pilot carrier signal in the digital frequency spectrum may, in the future, be chosen for processing through the AGC circuit. These digital signals are generally QAM modulated, and QAM modulated digital signals cannot be accurately processed by prior art AGC circuits, such as the AGC circuit 230 shown in FIG. 3. More specifically, the DC voltage values of the QAM modulated signals include complex, multi-level data having peak values at varying times and different rates, so peak detection in an AGC circuit does not provide useful or accurate information.

Thus, what is needed is an AGC circuit that can process a pilot carrier signal in the digital frequency spectrum to accurately generate a signal level control.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a conventional communication system, such as a cable television system.

FIG. 2 is a block diagram of a conventional amplifier included in the communication system of FIG. 1.

FIG. 3 is a block diagram of the conventional AGC circuit included in the amplifier of FIG. 2.

FIG. 4 is a block diagram of an AGC circuit for processing analog and digital signals in accordance with the present invention.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

As briefly mentioned in the Background of the Invention, communication systems often include amplifiers for boosting signal levels as signals are transmitted to remote subscribers. These amplifiers typically include automatic gain control (AGC) circuits for controlling signal levels, but conventional AGC circuits are not suitable for use with both analog and digital pilot signals. Instead, conventional AGC circuits are limited to processing analog input signals. With cable television systems migrating to a digital format, the amplifiers require an alternative AGC circuit to monitor and control amplifier gain using a digital input signal in addition to conventional analog input signals.

An advantage of the present invention is that an AGC circuit, which is depicted in FIG. 4, can be provided to discriminate between an analog forward signal and a digital forward signal and to use either for controlling gain levels within an amplifier. One of the functions of an AGC circuit is to capture a representative voltage of the input signal and compare that voltage with a reference signal. The AGC circuit of the present invention performs this function whether the input signal is analog or digital.

Referring to FIG. 4, the AGC circuit 400 in accordance with the present invention includes an input port that receives a forward input signal and that is coupled to the output of the gain stage of an amplifier. The forward input signal is transmitted through a band pass filter 405, which filters the input signal and allows a predetermined pilot carrier signal to pass through to a gain stage 410. The pilot carrier signal is normally AM modulated by an analog video signal which can be recovered using an AM detector 415, which also functions as an averager. Then, the demodulated video signal is amplified by the video amplifier 420.

Next, a digital/analog discriminator circuit 425 processes the video signal provided at the output of the video amplifier 420. As a result of processing by the discriminator circuit 425, an analog video signal is provided to a peak detector 450. The peak detector 450 then samples the synchronization pulses of the analog video signal in order to establish a DC voltage, which is then compared with a thermal reference level, as will be described in greater detail below.

However, if the input signal is digital, rather than being analog, the carrier signal will be digitally modulated, e.g., QAM modulated; therefore, the AM detector 415 and the video amplifier 420 have little effect, other than averaging the digital input signal, in representing a peak voltage for the peak detector 450 to capture for comparison. The AGC circuit 400

solves this problem by using the digital/analog discriminator circuit 425 to bypass the peak detector 450 when the pilot carrier signal is determined to be a digital signal.

The digital/analog discriminator circuit 425 includes a band pass filter 430 centered at the horizontal synchronization frequency of the input analog video signal. This frequency is 15.75 KHz for NTSC systems. The band pass filter 430 can be retuned to accommodate varying formats, e.g., PAL or SECAM, and various frequencies. In addition, a delay circuit 432 is coupled at the input of the band pass filter 430 to delay the video signal by a predetermined time to allow the digital/analog discriminator circuit 425 to process the received signal. Following the band pass filter 430 is an averaging circuit 435. The output of the averaging circuit 435 is delivered to a comparator 440. The comparator 440 compares the received amplitude of the analog horizontal synchronization pulses from the averaging circuit 435 with a reference voltage. This reference voltage is generally proportional to a value between the average value of the digital pilot signal and the average value of the horizontal synchronization pulses. Relative to the reference voltage, the presence of a strong horizontal synchronization pulse from the averaging circuit 435 signifies an analog modulated carrier signal; the presence of a weaker horizontal synchronization pulse from the averaging circuit 435 signifies a digitally modulated carrier signal.

One of ordinary skill in the art will appreciate that, when the AM detector 415 does not function as an averager, a separate averaging device should be included in the signal path of the AGC circuit 400. This separate averaging device can, for instance, be implemented through use of the integrator 445 and/or a conventional filter that may follow the integrator. Other conventional averaging devices could alternatively be used.

The output of the comparator 440 controls a switch 445. When the comparator 440 detects a strong signal from the averager 435, the output of the comparator 440 triggers the switch 445 to its second state and thereby routes the analog video signal from the delay circuit to the input of the peak detector 450. The peak detector 450 monitors the DC voltage of the demodulated video signal to set and hold peak voltage values and to generate a peak voltage signal representative of the peak voltage values. This is generally done by storing the DC voltage values in a capacitor-resistor network between synchronization pulses.

The DC voltage signal provided by the peak detector 450 is compared with a thermal reference level by the integrator 445 to verify that the gain of the amplifier gain stages has remained constant. If the compared peak voltage signal has dropped below or risen above the predetermined thermal reference level, a thermal reference voltage signal provided by a

reference voltage circuit 450 is provided at the output of the AGC circuit 400 until such time as the voltage level of the pilot signal again equals the reference voltage level.

When the comparator 440 detects a weak signal, which is indicative of a digital input signal, the output of the comparator 440 triggers the switch 445 to its first state that then routes the digital video signal, bypassing the peak detector 450, to the input of the integrator 445. The averaged digital video signal is then compared to a thermal reference voltage signal at the integrator 445. If the compared averaged digital signal has dropped below or risen above the predetermined thermal reference level, a thermal digital reference voltage signal, provided by a digital reference voltage circuit 455, will be provided at the output of the AGC circuit 400 until such time as the voltage level of the pilot signal again equals the reference voltage level.

Referring to the thermally compensated reference voltages in FIG. 4, a switch 460 has a first state that represents a digital reference voltage level and a second state that represents an analog voltage reference level. This switch 460 can be operated in several methods, e.g., manually decided upon at the time of installation, or operated by an electronic switching circuit under control of the comparator 440 in the digital/analog discriminator circuit 425. It can also be appreciated that there may not be the need for two separate thermally compensated reference voltage circuits. Instead, the AGC circuit can include a single thermally compensated reference voltage circuit with a reference voltage that will satisfy both the digital and the analog signal constraints.

According to the present invention, a communication system, such as a cable television system, is able to use a single AGC circuit to monitor and control the gain of the amplifiers regardless of whether the forward signal is digital or analog. As a result, a system operator can install one AGC circuit at the time of amplifier deployment in order to increase flexibility in implementing digital communication systems. Consequently, installing an AGC circuit once, as opposed to visiting each amplifier and installing a new AGC circuit when an analog system begins to transmit digital signals, can save time and labor. Additionally, selection between processing of a digital pilot signal and processing of an analog pilot signal is automatic, and manual selection is not necessary.

In summary, the AGC circuit described above discriminates between an analog signal and a digital signal. It is therefore able to detect an analog modulated peak voltage, or alternatively, utilize an averager to average the digital signal which is a representation of the peak carrier level for the respective forward signals and, compare that voltage to a reference voltage. The AGC circuit then further controls the amplitude of the signal provided to the

PATENT APPLICATION
Docket No. A-6425

gain stages of the amplifier. As a result, alternative analog and digital signal level control circuits can conveniently operate within the same amplifier to detect and process analog and digital signals automatically, permitting a greater degree of flexibility than is currently the case for prior art signal level control circuits.

What is claimed is:

CLAIMS

1. An automatic gain control (AGC) circuit, comprising:
an input port for receiving an input signal that is one of a digital input signal and an analog input signal;
- 5 a comparator coupled to the input port for determining which of the digital input signal and the analog input signal has been received;
an averager for averaging the digital input signal to generate an average voltage signal when the input signal is determined to be digital;
- 10 a peak detector for generating a peak voltage signal from the analog input signal when the input signal is determined to be analog; and
an output port for providing the average voltage signal when the input signal is determined to be digital and for providing the peak voltage signal when the input signal is determined to be analog.

2. The AGC circuit of claim 1, wherein the comparator comprises:
a first input for receiving the input signal;
a second input for receiving a reference voltage; and
an output for providing a control signal indicating which of the digital input signal
5 and the analog input signal has been received.
3. The AGC circuit of claim 2, further comprising:
a thermally compensated reference voltage circuit for generating reference voltage
levels under control of the comparator.
4. The AGC circuit of claim 3, wherein the thermally compensated reference voltage
10 circuit generates a digital reference voltage level when the input signal is determined to be
digital, and wherein the thermally compensated reference voltage circuit generates an analog
reference voltage level when the input signal is determined to be analog.
5. The AGC circuit in claim 1, further comprising:
an integrator coupled to the thermally compensated reference voltage circuit for
15 comparing the average voltage signal with the digital reference voltage level when the input
signal is determined to be digital and for comparing the peak voltage signal with the analog
reference voltage level when the input signal is determined to be analog.
6. The AGC circuit of claim 1, further comprising:
a switch having first and second switch settings, wherein the switch is controlled by
20 the comparator, wherein the first switch setting of the switch is activated when the input
signal is determined to be digital and provides the average voltage signal to the integrator,
and wherein the second switch setting of the switch is activated when the input signal is
determined to be analog and provides the analog input signal to the peak detector.

7. An amplifier having automatic gain control (AGC) circuit, the amplifier comprising:
at least one gain stage for amplifying a signal received by the amplifier, the gain stage
comprising an input terminal and an output terminal;

an AGC circuit for controlling attenuation of the signal in the gain stage, wherein an
5 input of the AGC circuit is coupled to the output terminal of the gain stage for receiving a
pilot signal with a video signal component and an output of the AGC circuit is coupled to the
input terminal of the gain stage for providing a level control signal thereto, the AGC circuit
comprising:

a detector for demodulating the pilot signal to generate a demodulated signal;

10 a comparator for receiving the demodulated signal, wherein the demodulated
signal is one of a digital signal and an analog signal, and for determining which of the digital
signal and the analog signal has been received;

an averager for averaging the digital demodulated signal to generate an
average voltage signal when the pilot signal is determined to be digital;

15 a peak detector for generating a peak voltage signal from the demodulated
signal when the pilot signal is determined to be analog; and

an output port for providing the average voltage signal at the input terminal of
the gain stage when the pilot signal is determined to be digital and for providing the peak
voltage signal at the input terminal of the gain stage when the pilot signal is determined to be
20 analog.

8. The amplifier of claim 7, further comprising:

a thermally compensated reference voltage circuit for generating reference voltage
levels under control of the comparator.

9. The amplifier of claim 7, further comprising:

25 a switch having first and second switch settings, wherein the switch is controlled by
the comparator, wherein the first switch setting of the switch generates a digital reference
voltage level from the thermally compensated reference voltage circuit when the pilot signal
is determined to be digital, and wherein the second switch setting of the switch generates an
analog reference voltage level from the thermally compensated reference voltage circuit when
30 the pilot signal is determined to be analog.

10. The amplifier of claim 7, further comprising:

an integrator coupled to the switch for comparing the average voltage signal with the first switch setting when the pilot signal is determined to be digital and comparing the peak voltage signal with the second switch setting when the pilot signal is determined to be analog.

5 11. The amplifier of claim 10, wherein the integrator has an output to provide the level control signal.

12. A communication system for providing information, the communication system comprising:

- a transmitter for transmitting a signal including the information;
- a receiver for receiving the signal; and

5 an amplifier coupled between the transmitter and the receiver for amplifying the signal, the amplifier comprising:

- a gain stage for amplifying the signal received by the amplifier; and
- an automatic gain control (AGC) circuit for controlling the attenuation of the

signal in the gain stage, the AGC circuit comprising:

10 an input port for receiving an input signal and an output port for providing an output signal; and

a comparator for determining when the input signal is a digital input signal and determining when the input signal is an analog input signal,

15 wherein the AGC circuit automatically controls the attenuation of the signal in the gain stage when the input signal is digital and when the input signal is analog.

13. The communication system of claim 12, wherein the AGC circuit further comprises: an averager for averaging the digital input signal to generate an average voltage signal; and

a peak detector for generating a peak voltage signal from the analog input signal.

20 14. The communication system of claim 12, wherein the AGC circuit further includes a thermally compensated reference voltage circuit for generating reference voltage levels under control of the comparator.

25 15. The communication system of claim 14, wherein the thermally compensated reference voltage circuit generates a digital reference voltage level when the input signal is determined to be digital and an analog reference voltage level when the input signal is determined to be analog.

30 16. The communication system of claim 12, wherein the AGC circuit further comprises an integrator coupled to the thermally compensated reference voltage circuit comparing the average voltage signal and the digital reference voltage level when the input signal is determined to be digital and comparing the peak voltage signal and the analog reference voltage level when the input signal is determined to be analog.

17. The communication system of claim 16, wherein the integrator has an output to provide the output signal that controls the signal level.

004030-9222330


AMPLIFIER WITH A UNIVERSAL AUTOMATIC GAIN CONTROL CIRCUIT

Abstract of the Disclosure

5 An amplifier (125) includes a gain stage (210) for amplifying a signal received by the amplifier (125). The amplifier (125) also includes an AGC circuit (400) that adjusts the amplification of the gain stage (210) and that includes a comparator (440) for determining whether the input signal is one of a digital pilot signal and one of an analog pilot signal. The AGC circuit (400) processes both digital and analog pilot signals and automatically adjusts the processing method depending upon the type of pilot signal.

5

Prior Art
Fig. 1




09632525.080400

Prior Art

Fig. 2

125



Prior Art.

Fig. 3

230








FIG. 4

400



output to
Base circuit
of amplifier



455

Thermally Compensated
Diode Ref. Voltage Circuit

450

Thermally Compensated
Active Ref. Voltage Circuit

440

Control

**PATENT APPLICATION DECLARATION
COMBINED WITH POWER OF ATTORNEY**

Attorney's Docket No.: A-6425

☒ Regular (Utility)

☐ Design Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

AMPLIFIER WITH A UNIVERSAL AUTOMATIC GAIN CONTROL CIRCUIT

the specification of which:

☒ is attached hereto

☐ was filed on:

as U.S. Serial No.:

and was amended on

(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119, of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign/PCT Application(s):

☒ no such application(s) filed.

☐ such application(s) identified as follows:

Country	Application Number	Date of Filing (day, month, year)	Priority Claimed Under 37 USC 119
			<input type="checkbox"/> Yes <input type="checkbox"/> No

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional applications(s) listed below:

Prior Provisional Application(s):

☒ no such application(s) filed.

☐ such application(s) identified as follows:

Application Number	Date of Filing (day, month, year)

I hereby claim the priority benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which is material to the examination of this application and which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Application(s):

☒ no such application(s) filed.

☐ such application(s) identified as follows:

Application No.	Filing Date (month, day, year)	Status (Patented, Pending, Abandoned)

I hereby declare that: as to any claimed subject matter of this application which is common to my earlier United States or foreign application(s), if any, which I have identified above and claimed the benefit of priority thereof, I do not believe that the same was ever known or used in the United States before my invention thereof or patented or described in any printed publication in any country before my invention thereof or more than one year prior to the first of said earlier application(s), or in public use or on sale in the United States more than one year prior to the first of said earlier application(s), and that the said common subject matter has not been patented or made the subject of an inventor's certificate before the date of the first of said earlier U.S. application(s) in any country foreign to the United States on an application, filed by me or my legal representatives or assigns more than twelve months (six months if the present application is a Design patent application) prior to the first of said earlier U.S. application(s), if any; and that, as to any claimed subject matter of this application which is not common to said earlier application(s), if any, I do not know and do not believe that the same was ever known or used in the United States before my invention thereof or patented or described in any printed publication in any country before my invention thereof or more than one year prior to the date of this application, or in public use or on sale in the United States more than one year prior to the date of this application, and that said subject matter has not been patented or made the subject of an inventor's certificate in any country foreign to the United States on an application filed by me or my legal representatives or assigns more than twelve months (six months if the present application is a Design patent application) prior to the date of this application.

I HEREBY APPOINT THE FOLLOWING AS MY ATTORNEY(S) OR AGENT(S) WITH FULL POWER OF SUBSTITUTION TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH:

NAME(S)	REG. NO.(S)	ASSOCIATE POWER OF ATTORNEY ATTACHED	
Kenneth M. Massaroni	33,015	<input type="checkbox"/> Yes	<input checked="" type="checkbox"/> No
Kelly A. Gardner	35,147	<input type="checkbox"/> Yes	<input checked="" type="checkbox"/> No
Hubert J. Barnhardt III	36,739	<input type="checkbox"/> Yes	<input checked="" type="checkbox"/> No
John Eric West	46,279	<input type="checkbox"/> Yes	<input checked="" type="checkbox"/> No

Send correspondence to:

Scientific-Atlanta, Inc.
Intellectual Property Department
One Technology Parkway, South
Norcross, GA 30092-2967
Direct Telephone Calls to: (770) 236-7866

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of first or sole inventor	SALEH AL-ARAJI	
Inventor's signature	<u><i>SA Al-Araji</i></u>	Date <u>7/31/2000</u>
Residence	ALPHARETTA	GEORGIA
	City	State or Foreign Country
Citizenship	UNITED STATES	
	Country	
Post Office Address	900 PARK LANE COURT	
	Street Address	
	ALPHARETTA	GA 30022
	City	State or Country Zip Code

Full name of second named joint inventor	JOHN A. RITCHIE, JR.	
Inventor's signature	<u><i>John A. Ritchie Jr</i></u>	Date <u>July 31, 2000</u>
Residence	26 DULUTH	GEORGIA
	City	State or Foreign Country
Citizenship	UNITED STATES	
	Country	
Post Office Address	2610 WILLOW GREEN DRIVE	
	Street Address	
	DULUTH	GA 30096-3617
	City	State or Country Zip Code